|
是否CPUINFO所有机子都一样?# o/ _" G f5 x; o6 m( M
http://forums.precentral.net/web ... 12.html#post16625304 W7 W- F6 w' {6 W5 _2 k
, e. c' B! T4 S2 o( X% @* b' ]7 b
root@castle:/proc# cat cpuinfo
% X' Y+ b% C) V" P( }( p/ O, L- ZProcessor : ARMv7 Processor rev 3 (v7l)
2 m( \/ R" b7 J/ o- t9 G6 m1 wBogoMIPS : 498.07% x6 f% V, O3 z5 @! ?
Features : swp half thumb fastmult vfp edsp
) W* k; [% c1 u. E# x& q7 B( |CPU implementer : 0x417 }3 b( E% U7 x) @! }6 d' }- y- W
CPU architecture: 70 I1 H7 O' J: I" G) h3 d' h5 r
CPU variant : 0x13 \2 v6 D% n/ I& j
CPU part : 0xc08
( k d9 C8 M& H5 KCPU revision : 3) w( A: n: E/ {6 c
Control reg : 0xc5387f1 g; ~; P: z8 ^9 V
Aux control reg : 0x42
0 ?$ D0 b( ^0 HL1 instruction cache:
/ Y3 W( o$ M: c8 p/ w6 D- @% S8 rfeatures : read-alloc
+ ~/ t$ N) X5 k1 S% z# T0 {6 Csize : 16 KB
# A0 G- `& {4 E9 B6 N$ ^assoc : 4
/ c$ N$ y1 E% V+ Tline length : 64
, W. O" w6 G1 K( X! psets : 64- Z5 Q" h8 M5 A9 G5 y8 z; o, s
L1 data cache:. \5 h3 I$ ^7 I8 _, F7 I$ l
features : write-through write-back read-alloc 3 b, c# P2 n& H( v* R0 f( q
size : 16 KB0 I5 z$ T# C8 [# A+ s! l2 O: n v
assoc : 45 t. l [5 Q6 n$ h. Z
line length : 64 ~- n# u+ l W4 {9 ~* l
sets : 64/ K# E# p* E ^5 r1 i: a) O* c
L2 unified cache:
" x5 |' k5 w) v/ k! g0 kfeatures : write-through write-back read-alloc write-alloc
. j/ N8 w. @9 vsize : 256 KB
+ B# Z' [- m3 a) M2 L8 e$ _assoc : 8" L i( R- c# n- }8 M0 o9 d2 e
line length : 644 i% b) n: p: J6 a/ }
sets : 512
) v/ u; }3 |- c) @" C. R( WCache LoC : 29 {5 [3 F" p* ?
Cache LoU : 15 x: ]5 g* O- t3 R4 J: U
: l0 i5 I0 ~2 u) {( I, e( R
Hardware : Sirloin OMAP3430 board
1 h5 \9 g% g; _0 dRevision : 34304332
G! y0 s! R9 o: ?& V0 K- r5 X4 uSerial : 0000000000000000 |
|