|
是否CPUINFO所有机子都一样?* h0 b% }/ Y% \- ~% U5 {; m
http://forums.precentral.net/web ... 12.html#post1662530
D& ?* `5 l `( u
5 k5 f4 ]( S; x' q9 f, w" ]3 Uroot@castle:/proc# cat cpuinfo " x0 L" K8 {5 L
Processor : ARMv7 Processor rev 3 (v7l)
% O g0 N- F: U( ~& Q) ^BogoMIPS : 498.07& y" ^8 V7 p) z, r5 t
Features : swp half thumb fastmult vfp edsp
; i3 G* K W, U$ H! D3 eCPU implementer : 0x41
( l2 C4 z! p6 d3 k+ P+ iCPU architecture: 7
8 t! H! l1 x3 H" i" u3 a; `: A% qCPU variant : 0x1
! A" ]- d$ |) s/ V, \CPU part : 0xc08% A' z& }3 D' _4 t) l, T6 t c6 N
CPU revision : 38 w4 R: F* ^; k* E; {9 `$ M
Control reg : 0xc5387f
5 c4 F3 n! p. P3 R4 WAux control reg : 0x42
, ]2 I8 t( S* h! p/ x IL1 instruction cache:5 w; u5 r" h( Q; T" f$ @ |( n2 O
features : read-alloc
2 B* B0 W B4 {3 c9 ~; h& Zsize : 16 KB3 ^& e5 E$ K5 t: |& X- O5 h2 _
assoc : 46 m# o- @; p; p1 E9 h8 b2 e
line length : 64& I$ |' L/ o# A
sets : 64$ y; U; Q1 ?+ }# U
L1 data cache:
m; J# M, |- _" Hfeatures : write-through write-back read-alloc ( _7 ^5 F+ F" b' w" O
size : 16 KB
! _. p. C1 s) Z) s& Hassoc : 46 i9 M! k `: i) Y$ D
line length : 64
- N6 L% ?' g7 Y1 p4 D& x9 Hsets : 64$ E* R# M+ n G4 c/ a2 Z
L2 unified cache:6 {6 N3 M' F3 H% a( A3 @
features : write-through write-back read-alloc write-alloc
: p0 f; l" N# i$ M& o2 j1 ssize : 256 KB, F! S) N3 X- t
assoc : 8
h* z6 d# x1 H( d9 tline length : 64
! Z0 \ Z# s% esets : 512
% F/ ^) ?1 ~% _8 N; g6 }2 CCache LoC : 2" H4 d' M) n7 D0 v% w* L; r1 L
Cache LoU : 1
: {# D) M: A u7 q6 i+ D s! d( r9 L# T) f p; g
Hardware : Sirloin OMAP3430 board& ` ]2 A1 _/ E0 i6 @/ T
Revision : 34304332 l8 @! I& [8 d, o) I6 r
Serial : 0000000000000000 |
|